PCI-M64 64-bit, 66 MHz PCI
Master/Target Interface Core
Description | Features | Applications | Symbol Diagram | Block Diagram | Functional Description | Implementation Results | Support | Verification | Deliverables
The main PCI-M64 Interface core purpose is to isolate the user from having to solve complex problems of the PCI interface implementation and let the user instead focus on the application development.
The PCI-M64 Interface supports 64-bit address/data bus and operates up to 66 MHz (PCI clock frequency). It is fully compliant with the PCI Local Bus Specification, Revision 2.2.
The PCI-M64 Interface has both Master and Target capabilities. The interface implements 64 bytes of PCI Configuration Space registers. It is possible to extend the Configuration Space up to 256 bytes if required.
The Target part supports up to six Base Address Registers with both I/O and Memory space decoding from 16 bytes up to 2 GB. Both Target and Master supported commands are:
- Configuration Read, Configuration Write;
- Memory Read, Memory Write, Memory Read Multiple (MRM), Memory Read Line (MRL);
- I/O Read, I/O Write.
This core is available with an AMBA AHB interface.
Features
- Compliant with PCI Local Bus Specification, Revision 2.2
- 66 MHz performance (PCI clock frequency)
- 64-bit datapath
- Zero wait states burst mode
- Full bus Master/Target functionality
- Single interrupt support
- Type 0 Configuration space
- Implements 64 bytes of PCI Configuration Space registers; Configuration Space can be extended up to 256 bytes if required.
- Target portion supports up to six Base Address Registers with both I/O and Memory space decoding from 16 bytes up to 2 GB
- Support of backend initiated target retry, disconnect and abort
- Parity generation and parity error detection
- Both Target and Master supported commands are:
- Configuration Read, Configuration Write
- Memory Read, Memory Write, Memory Read Multiple (MRM), Memory Read Line (MRL)
- I/O Read, I/O Write
- Available in flexible HDL form for synthesis, or as an optimized netlist for various FPGA families; Verified in a Xilinx Virtex FPGA
- 64-bit DMA Controller Core supporting independent write and read operations available
Applications
- PCI I/O communication boards
- PCI Data Acquisition Boards
- Embedded system PCI applications
Symbol Diagram
Block Diagram
Functional Description
As shown in the block diagram and explained below, the PCI-M64 includes five major blocks: Parity Generator, Parity Checker, Configuration Space Registers, Command Register and Address Counter block, Target State Machine.
Parity Generator
The parity generator generates parity during read transaction.
Parity Checker
The parity checker checks parity during command phase and write transaction.
Configuration Space Registers
Configuration Space Registers block implements the mandatory 64 bytes of PCI Configuration Space registers. See the chapter PCI Configuration Space for more details.
Command Register and Address Counter block
Command Register saves a transaction command at the beginning of PCI transaction. Address Counter block generates a backend address. Address counter is controlled by the Target FSM.
Target FSM
Target State Machine is in charge of handling PCI target transactions protocol.
Master FSM
Master State Machine is in charge of initiating PCI transactions.
Implementation Results
PCI-M64 reference designs have been evaluated in a variety of technologies.
Support
The core as delivered is warranted against defects for three years from purchase. Thirty days of phone and email technical support are included, starting with the first interaction. Additional maintenance and support options are available.
Verification
The core has been verified through extensive simulation and rigorous code coverage measurements.
Deliverables
The core is available in ASIC (synthesizable HDL) and FPGA (netlist) forms, and includes everything required for successful implementation:
- HDL RTL source code (ASICs) or post-synthesis EDIF netlist (FPGAs) for PCI-M64
- HDL RTL source code (ASICs) or post-synthesis EDIF netlist (FPGAs) for DMA
- Sophisticated HDL Testbench including external FIFOs, buffers, models of interfaces, and the core
- Simulation script, vectors, expected results, and comparison utility
- Synthesis script (ASICs) or place and route script (FPGAs)
- Comprehensive user documentation, including detailed specifications and a system integration guide
|
